PN5120A0HN1 Купить - NXP

Картинки только для справки.Точные характеристики следует получить из паспорта продукта.

PN5120A0HN1

NXP

Rfid Read/Write, 13.56MHz, Hvqfn-32

Наличие: 1,161 шт.

Адрес доставки: Москва

Цена: ₽ 0.00

шт.

Купить

*Запросить предложение по оптовому количеству?

*Акции меняются очень быстро Контакты немедленно!

Производитель:

NXP

ЧипСити Номер продукта:

CC196619182

3D модель

Оплата:

Обновлено 17.06.2025, 07:48:07(GMT+3)

Проверка качества компонентов

тдел качества компонентов ЧипСити поддерживает вышеупомянутые многочисленные методы проверки, чтобы гарантировать качество компонентов. Узнать больше >

PN5120A0HN1 характеристики

Атрибут	Значение атрибута
Номенклатура	PN5120A0HN1
Производитель	NXP
ЧипСити Номер продукта	CC196619182
Даташит
3D модель	3D модель
Количество Выводов	32 Pin
Корпус/Пакет	HVQFN
Напряжение Питания (DC)	2.50V (min)
Количество Стежков	32 Position
Напряжение питания (Макс)	3.6 V
Напряжение питания (мин)	2.5 V
Жизненный Цикл Продукта	Unknown
Упаковка	Cut Tape (CT)
RoHS Комплаенс	RoHS Compliant
Бессвинцовая Статус	Lead Free
REACH SVHC Комплаенс	No SVHC
REACH SVHC Compliance Edition	2014/12/17
	Показывать Просмотр аналоги замена

PN5120A0HN1 описание продукта

Overview
PN512 is the most broadly adopted NFC frontend - powering more than 10 billion NFC transactions per year.
It is a highly integrated NFC frontend for contactless communication at 13.56 MHz. This NFC frontend utilizes an outstanding modulation and demodulation concept completely integrated for different kinds of contactless communication methods and protocols at 13.56 MHz.
The PN512 NFC frontend supports 4 different operating modes:
* Reader/Writer mode supporting ISO/IEC 14443A/MIFARE and FeliCa scheme
* Reader/Writer mode supporting ISO/IEC 14443B
* Card Operation mode supporting ISO/IEC 14443A/MIFARE and FeliCa scheme
* NFCIP-1 mode
Enabled in Reader/Writer mode for ISO/IEC 14443A/MIFARE, the PN512’s internal transmitter part is able to drive a reader/writer antenna designed to communicate with ISO/IEC 14443A/ MIFARE cards and transponders without additional active circuitry. The receiver part provides a robust and efficient implementation of a demodulation and decoding circuitry for signals from ISO/IEC 14443A/MIFARE compatible cards and transponders. The digital part handles the complete ISO/IEC 14443A framing and error detection (Parity and CRC).
Enabled in Reader/Writer mode for FeliCa, the PN512 NFC frontend supports the FeliCa communication scheme. The receiver part provides a robust and efficient implementation of the demodulation and decoding circuitry for FeliCa coded signals. The digital part handles the FeliCa framing and error detection like CRC. The PN512 supports contactless communication using FeliCa Higher transfer speeds up to 424 kbit/s in both directions.
The PN512 supports all layers of the ISO/IEC 14443B reader/writer communication scheme, given correct implementation of additional components, like oscillator, power supply, coil etc. and provided that standardized protocols, e.g. like ISO/IEC 14443-4 and/or ISO/IEC 14443B anticollision are correctly implemented.
In Card Operation mode, the PN512 NFC frontend is able to answer to a reader/writer command either according to the FeliCa or ISO/IEC 14443A/MIFARE card interface scheme. The PN512 generates the digital load modulated signals and in addition with an external circuit the answer can be sent back to the reader/writer. A complete card functionality is only possible in combination with a secure IC using the S²C interface.
Additionally, the PN512 NFC frontend offers the possibility to communicate directly to an NFCIP-1 device in the NFCIP-1 mode. The NFCIP-1 mode offers different communication mode and transfer speeds up to 424 kbit/s according to the Ecma 340 and ISO/IEC 18092 NFCIP-1 Standard. The digital part handles the complete NFCIP-1 framing and error detection.
Various host controller interfaces are implemented:
* 8-bit parallel interface
* SPI interface
* serial UART (similar to RS232 with voltage levels according pad voltage supply)
* I²C interface
### Different available versions
The PN512 is available in three versions:
* PN5120A0HN1/C2 (HVQFN32), PN5120A0HN/C2 (HVQFN40) and PN5120A0ET/C2 (TFBGA64), hereafter named as version 2.0
* PN512AA0HN1/C2 (HVQFN32) and PN512AA0HN1/C2BI (HVQFN32 with Burn In), hereafter named as industrial version, fulfilling the automotive qualification stated in AEC-Q100 grade 3 from the Automotive Electronics Council, defining the critical stress test qualification for automotive integrated circuits (ICs).
* PN5120A0HN1/C1(HVQFN32) and PN5120A0HN/C1 (HVQFN40), hereafter named as version 1.0
MoreLess
## Features
* Includes NXP’s intellectual property licensing rights (required for ISO/IEC 14443A implementation)
* Fast and cost-efficient NFC design startup
* Highly integrated analog circuitry to demodulate and decode responses
* Buffered output drivers for connecting an antenna with the minimum number of external components
* Integrated RF Level detector
* Integrated data mode detector
* Supports ISO/IEC 14443 A/MIFARE
* Supports ISO/IEC 14443 B Read/Write modes
* Typical operating distance in Read/Write mode up to 50 mm depending on the antenna size and tuning
* Typical operating distance in NFCIP-1 mode up to 50 mm depending on the antenna size and tuning and power supply
* Typical operating distance in ISO/IEC 14443A/MIFARE card or FeliCa Card Operation mode of about 100 mm depending on the antenna size and tuning and the external field strength
* Supports MIFARE Classic encryption in Reader/Writer mode
* ISO/IEC 14443A higher transfer speed communication at 212 kbit/s and 424 kbit/s
* Contactless communication according to the FeliCa scheme at 212 kbit/s and 424 kbit/s
* Integrated RF interface for NFCIP-1 up to 424 kbit/s
* S²C interface
* Additional power supply to directly supply the smart card IC connected via S²C
* Supported host interfaces:
* SPI up to 10 Mbit/s
* I²C-bus interface up to 400 kBd in Fast mode, up to 3400 kBd in High-speed mode
* RS232 Serial UART up to 1228.8 kBd, with voltage levels dependant on pin voltage supply
* 8-bit parallel interface with and without Address Latch Enable
* FIFO buffer handles 64 byte send and receive
* Flexible interrupt modes
* Hard reset with low power function
* Power-down mode per software
* Programmable timer
* Internal oscillator for connection to 27.12 MHz quartz crystal
* 2.5 V to 3.6 V power supply
* CRC coprocessor
* Programmable I/O pins
* Internal self-test
## Features

Показывать

PN5120A0HN1 Даташит PDF

PN5120A0HN1 Справочное руководство пользователя

54 страницы, 15354 КБ

02/24/2012