PCA9517AD Купить - NXP Чип интерфейса

Картинки только для справки.Точные характеристики следует получить из паспорта продукта.

PCA9517AD

NXP

I2C Repeater 3.3V/5V 8Pin SO

Наличие: 3,526 шт.

Адрес доставки: Москва

Цена: ₽ 131.08

шт.

Купить

*Запросить предложение по оптовому количеству?

*Акции меняются очень быстро Контакты немедленно!

Производитель:

NXP

ЧипСити Номер продукта:

CC171412106

Категория продукта:

Чип интерфейса

3D модель

Оплата:

Обновлено 24.06.2025, 07:48:07(GMT+3)

Проверка качества компонентов

тдел качества компонентов ЧипСити поддерживает вышеупомянутые многочисленные методы проверки, чтобы гарантировать качество компонентов. Узнать больше >

PCA9517AD характеристики

Атрибут	Значение атрибута
Номенклатура	PCA9517AD
Производитель	NXP
ЧипСити Номер продукта	CC171412106
Категория продукта	Чип интерфейса
Даташит
3D модель	3D модель
Стиль Монтажа	Surface Mount
Количество Выводов	8 Pin
Корпус/Пакет	SOIC-8
Количество Стежков	8 Position
Тактовая Частота	400 kHz
Напряжение питания (Макс)	5.5 V
Рабочая Температура	-40℃ ~ 85℃
Жизненный Цикл Продукта	Unknown
Упаковка	Tube
RoHS Комплаенс	RoHS Compliant
Бессвинцовая Статус	Lead Free
	Показывать Просмотр аналоги замена

PCA9517AD описание продукта

Overview
The PCA9517A is a CMOS integrated circuit that provides level shifting between low voltage (down to 0.9 V) and higher voltage (2.7 V to 5.5 V) I²C-bus or SMBus applications. While retaining all the operating modes and features of the I²C-bus system during the level shifts, it also permits extension of the I²C-bus by providing bidirectional buffering for both the data (SDA) and the clock (SCL) lines, thus enabling two buses of 400 pF. Using the PCA9517A enables the system designer to isolate two halves of a bus for both voltage and capacitance. The SDA and SCL pins are overvoltage tolerant and are high-impedance when the PCA9517A is unpowered.
The 2.7 V to 5.5 V bus port B drivers behave much like the drivers on the PCA9515A device, while the adjustable voltage bus port A drivers drive more current and eliminate the static offset voltage. This results in a LOW on the port B translating into a nearly 0 V LOW on the port A which accommodates smaller voltage swings of lower voltage logic.
The static offset design of the port B PCA9517A I/O drivers prevent them from being connected to another device that has rise time accelerator including the PCA9510, PCA9511, PCA9512, PCA9513, PCA9514, PCA9515A, PCA9516A, PCA9517A (port B), or PCA9518. Port A of two or more PCA9517As can be connected together, however, to allow a star topography with port A on the common bus, and port A can be connected directly to any other buffer with static or dynamic offset voltage. Multiple PCA9517As can be connected in series, port A to port B, with no build-up in offset voltage with only time of flight delays to consider.
The PCA9517A drivers are not enabled unless VCC(A) is above 0.8 V and VCC(B) is above 2.5 V. The EN pin can also be used to turn the drivers on and off under system control. Caution should be observed to only change the state of the enable pin when the bus is idle.
The output pull-down on the port B internal buffer LOW is set for approximately 0.5 V, while the input threshold of the internal buffer is set about 70 mV lower (0.43 V). When the port B I/O is driven LOW internally, the LOW is not recognized as a LOW by the input. This prevents a lock-up condition from occurring. The output pull-down on port A drives a hard LOW and the input level is set at 0.3VCC(A) to accommodate the need for a lower LOW level in systems where the low voltage side supply voltage is as low as 0.9 V.
Table 1. PCA9517 and PCA9517A comparison
Parameter
|
PCA9517[1]
PCA9517A[2]
\---|---|---
electrostatic discharge, HBM
> 2 kV
> 5.5 kV
[1] PCA9517 will be discontinued in several years, so move to the PCA9517A for all new designs and system updates.
[2] The PCA9517A is an improved hot swap and ESD version of the PCA9517, but otherwise operates identically and should be used for all new designs and system updates.
MoreLess
## Features
* 2 channel, bidirectional buffer isolates capacitance and allows 400 pF on either side of the device
* Voltage level translation from 0.9 V to 5.5 V and from 2.7 V to 5.5 V
* Footprint and functional replacement for PCA9515/15A
* I²C-bus and SMBus compatible
* Active HIGH repeater enable input
* Open-drain input/outputs
* Lock-up free operation
* Supports arbitration and clock stretching across the repeater
* Accommodates Standard-mode and Fast-mode I²C-bus devices and multiple masters
* Powered-off high-impedance I²C-bus pins
* Port A operating supply voltage range of 0.9 V to 5.5 V
* Port B operating supply voltage range of 2.7 V to 5.5 V
* 5 V tolerant I²C-bus and enable pins
* 0 Hz to 400 kHz clock frequency (the maximum system operating frequency may be less than 400 kHz because of the delays added by the repeater)
* ESD protection exceeds 5500 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101
* Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
* Packages offered: SO8, TSSOP8 and HWSON8
## Features

Показывать

PCA9517AD Даташит PDF

22 страницы, 378 КБ

03/01/2011